1.Description

The PCA9548 is a quad bidirectional translating switch controlled via the I²C bus. The SCL/SDA upstream pair fans out to four downstream pairs, or channels. Any individual SCX / SDX channel or combination of channels can be selected, determined by the contents of the programmable control register.

An active-low reset input $\overline{\text{RESET}}$ allows the PCA9548 to recover from a situation in which one of the down-stream I²C buses is stuck in a low state. Pulling $\overline{\text{RESET}}$ low resets the I²C state machine and causes all the channels to be deselected, as does the internal power-on reset function.

The pass gates of the switches are constructed such that the V_{CC} pin can be used to limit the maximum high voltage, which will be passed by the PCA9548. This allows the use of different bus voltages on each pair, so that 1.8V, 2.5V, or 3.3V parts can communicate with 5-V parts without any additional protection. External pull-up resistors pull the bus up to the desired voltage level for each channel. All I/O pins are 5.5-V tolerant.


2.Features

- I²C Bus and SMBus compatible
- SCL Frequency: 0 ~ 1MHz
- 1-of-8 Bidirectional translating switches
- Active-low reset input $\overline{\text{RESET}}$
- Three address pins, allowing up to eight PCA9548 devices on the I²C Bus
- Allows voltage-level translation between 1.8V, 2.5V, 3.3V, 5V buses
- Low on-resistance, low standby current
- Supply voltage: 1.65V ~ 5.5V
- Support hot insertion


3.Applications

- Servers
- Routers
- Products with I²C slave address conflicts


4.Simplified Diagram of PCA9548



5.Pinning Information



TSSOP/SOP



QFN

Pin Functions of TSSOP / QFN Package

Pin			Type	Description
Name	TSSOP	QFN		
A0	1	22	I	Address input 0. Connect directly to V_{CC} or ground.
A1	2	23	I	Address input 1. Connect directly to V_{CC} or ground.
A2	21	18	I	Address input 2. Connect directly to V_{CC} or ground.
GND	12	9	—	Ground.
$\overline{\text{RESET}}$	3	24	I	Active low reset input. Connect to V_{CC} or V_{DPUM} through a pull-up resistor, if not used.
SD0	4	1	I/O	Serial data 0. Connect to V_{DPU0} through a pull-up resistor.
SC0	5	2	I/O	Serial clock 0. Connect to V_{DPU0} through a pull-up resistor.
SD1	6	3	I/O	Serial data 1. Connect to V_{DPU1} through a pull-up resistor.
SC1	7	4	I/O	Serial clock 1. Connect to V_{DPU1} through a pull-up resistor.
SD2	8	5	I/O	Serial data 2. Connect to V_{DPU2} through a pull-up resistor.
SC2	9	6	I/O	Serial clock 2. Connect to V_{DPU2} through a pull-up resistor.

Pin			Type	Description
Name	TSSOP	QFN		
SD3	10	7	I/O	Serial data 3. Connect to V_{DPU3} through a pull-up resistor.
SC3	11	8	I/O	Serial clock 3. Connect to V_{DPU3} through a pull-up resistor.
SD4	13	10	I/O	Serial data 4. Connect to V_{DPU4} through a pull-up resistor.
SC4	14	11	I/O	Serial clock 4. Connect to V_{DPU4} through a pull-up resistor.
SD5	15	12	I/O	Serial data 5. Connect to V_{DPU5} through a pull-up resistor.
SC5	16	13	I/O	Serial clock 5. Connect to V_{DPU5} through a pull-up resistor.
SD6	17	14	I/O	Serial data 6. Connect to V_{DPU6} through a pull-up resistor.
SC6	18	15	I/O	Serial clock 6. Connect to V_{DPU6} through a pull-up resistor.
SD7	19	16	I/O	Serial data 7. Connect to V_{DPU7} through a pull-up resistor.
SC7	20	17	I/O	Serial clock 7. Connect to V_{DPU7} through a pull-up resistor.
SCL	22	19	I/O	Serial clock line. Connect to V_{DPUM} through a pull-up resistor.
SDA	23	20	I/O	Serial data line. Connect to V_{DPUM} through a pull-up resistor.
VCC	24	21	Power	Supply power.

Note: V_{CC} is the supply of PCA9548, V_{DPUM} is the supply of the master, and $V_{DPU7\sim0}$ is the supply of the channel 7~0.

6.Absolute Maximum Ratings

Parameter	Min	Max	Units
Supply voltage V_{CC}	-0.5	7	V
Input pin voltage V_I	-0.5	7	V
Input current I_I		±20	mA
Output current I_O		±25	mA
Continuous current through V_{CC}/GND pin		±100	mA
Total power consumption		400	mW
Operating temperature range	-40	85	°C
Storage temperature range	-60	150	°C

Unless otherwise specified, the specifications in the above table apply within the atmospheric temperature range. Stresses beyond the range may cause permanent damage to the device.

7.ESD Ratings

Parameter		Value	Units
Electrostatic	Human-body mode (HBM), per ANSI/ESDA/JEDEC JS-001-2017	±8000	V
Latch-up Effect	Latch-up (LU), per JESD 78F (2022)	±200	mA

8.Recommended Operating Conditions

Parameter		Min	Nom	Max	Units
Supply voltage V_{CC}		1.65		5.5	V
High-level input V_{IH}	SCL, SDA	0.7*V_{CC}		6	V
	A2, A1, A0, $\overline{\text{RESET}}$	0.7*V_{CC}		V_{CC}+0.5	V
Low-level input V_{IL}	SCL, SDA	-0.5		0.3*V_{CC}	V
	A2, A1, A0, $\overline{\text{RESET}}$	-0.5		0.3*V_{CC}	°C
Operating temperature range T_A		-40		85	°C

Unless otherwise specified, the specifications in the above table apply within the atmospheric temperature range.

9.Electrical Characteristics

Unless otherwise specified, the following data are characteristics of the chip at +25°C and the power supply voltage is in the range of 1.65V to 5.5V.

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Power-on reset voltage	V_{PORR}	V_{CC} rising, No Load		1.2	1.5	V
Power-off reset voltage	V_{PORF}	V_{CC} falling, No Load	0.8	1.05		V
when transmitting across voltage domains	V_{CC}	V_{PASS}=1V, R_P=4.7kohm (2)			2.2	V
		V_{PASS}=1.8V, R_P=4.7kohm			3.2	V
		V_{PASS}=2.5V, R_P=4.7kohm			4.1	V
		V_{PASS}=3.3V, R_P=4.7kohm			5.1	V
Low-level output current	I_{OL}	SDA, V_{OL}=0.4V	3	6.5		mA
		SDA, V_{OL}=0.6V	6	9.7		mA
Bus communication frequency	F_{SCL}(3)	Standard-Mode			100	kHz
		Fast Mode			400	kHz
		Fast Mode Plus			1000	kHz
Switch on-state resistance	R_{ON}	V_O=0.4V, I_O=10mA, V_{CC}=1.8V		52		ohm
		V_O=0.4V, I_O=10mA, V_{CC}=3.3V		10		ohm
		V_O=0.4V, I_O=10mA, V_{CC}=5.5V		7		ohm
		V_O=0.4V, I_O=15mA, V_{CC}=3.3V		10		ohm
		V_O=0.4V, I_O=15mA, V_{CC}=5.5V		7		ohm
	C_I	A2, A1, A0, $\overline{\text{RESET}}$		4.5	6	pF

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Working current	I_{CC}	V_{CC}=1.65V, F_{SCL}=100kHz		2		μA
		V_{CC}=3.3V, F_{SCL}=100kHz		4		μA
		V_{CC}=5.5V, F_{SCL}=100kHz		10		μA
		V_{CC}=1.65V, F_{SCL}=400kHz		3		μA
		V_{CC}=3.3V, F_{SCL}=400kHz		6		μA
		V_{CC}=5.5V, F_{SCL}=400kHz		17		μA
		V_{CC}=1.65V, SCL=SDA=V_{DPUM}		0.4	0.6	μA
		V_{CC}=2.7V, SCL=SDA=V_{DPUM}		0.7	1.1	μA
		V_{CC}=3.3V, SCL=SDA=V_{DPUM}		1	1.3	μA
		V_{CC}=5.5V, SCL=SDA=V_{DPUM}		1.6	2	μA
$\overline{\text{RESET}}$ Pin reset pulse time			20			ns

Note:

(1) For details on transmission across voltage domains.


(2) RP is the pull-up resistor of the corresponding channel. All channel pull-up resistors have equal values.

(3) When F_{SCL}≥400kHz, the pull-up resistance RP should be ≤1kohm, depending on the bus load capacitance.

10.I²C Timing Requirements

Unless otherwise specified, the following data are the characteristics of the chip in the range of -40 to +85°C.

Parameter	Symbol	Fast-Mode Plus		Fast-Mode Plus		Fast-Mode Plus		Units
		Min	Max	Min	Max	Min	Max	
Scl Operating Frequency	f_{SCL}	0	100	0	400	0	1000	kHz
Hold Time After Repeated Start Condition; After This Period, The First Clock Is Generated	$t_{HD,STA}$	4		0.6		0.26		μs
SCL Clock Low Period	t_{LOW}	4.7		1.3		0.5		μs
SCL Clock High Period	t_{HIGH}	4		0.6		0.26		μs
Repeated Start Condition Setup Time	$t_{SU,STA}$	4.7		0.6		0.26		μs
Data Hold Time	$t_{HD,DAT}$	0		0		0		ns
Data Setup Time	$t_{SU,DAT}$	250		100		50		ns
Rise Time of SDA And SCL	t_r		1000	20	300		120	ns
Fall Time of SDA And SCL	t_f		300	$20*V_{CC}/5.5$	300	$20*V_{CC}/5.5$	120	ns
Stop Condition Setup Time	$t_{SU,STO}$	4		0.6		0.26		μs
Bus Free Time Between Stop And Start Condition	t_{BUF}	4.7		1.3		0.5		μs
Data Valid Time	$t_{VD,DAT}$		3.45		0.9		0.45	μs
Capacitive Load For Each Bus Line	C_b		400		400		550	pF



11.Detailed Description

11.1 I²C Serial Interface

11.1.1 Bus Overview

I²C interface uses the serial data line SDA and the serial clock line SCL to achieve bidirectional data transmission between different IC devices. Both the SDA and SCL buses need to be connected to the power line through a pull-up resistor RP. Data transmission only occurs when the bus is not occupied (SDA=SCL=1). In the I²C interface protocol, only one data bit is transmitted during each SCL clock pulse; during the high level of the clock pulse, the data on the SDA bus must remain stable, and any changes in the SDA bus will be recognized as controlling signals. When the bus is not occupied and the SCL bus is high, the change of the SDA bus from high level to low level is defined as start condition, and the change of the SDA bus from low level to high level is defined as stop condition, as shown in Figure 2.wn in Figure 2.




Figure 2. Start Condition, Stop Condition, and Data Bit Transmission in I²C Communication

During I²C communication, a device generating a message is a transmitter and receiving is the receiver. The device that controls the message is the master, and that are controlled by the master are the slaves.

Between the start condition and the stop condition, the data bytes transmitted between the host and the slave are not restricted, and each data byte (8 bits) must be followed by an ACK bit. When the host sends data to the slave, after sending a byte, the host must release the SDA bus so that the slave to respond to the data can pull down the SDA bus to generate an ACK bit and successfully respond to the sent byte. When the slave returns data to the host, the SDA bus also needs to be released after the slave returns a byte so that the host can generate an ACK bit to successfully respond to the returned data byte. During the high pulse of the ninth SCL clock when sending ACK, the SDA bus must maintain a stable low level, and the setup time and hold time of the I²C communication protocol should be met here.

When the slave returns the last byte to the host, the host must send a NACK bit, releases the SDA bus and pulls it high. After that, the host generates a termination condition, and the data transmission ends.

11.1.2 Control Register




Figure 3 Diagram of Control Register Write Operation

During the use of the chip,the upstream host can configure the control registers inside the PCA9548 to determine the data transmission between the upstream host and one or more downstream slaves. Figure 3 shows a schematic diagram of the upstream host's write operation to the Control register. The upstream host first sends a slave address byte with LSB=0 (i.e., read/write bit = 0) to address the corresponding PCA9548 on the bus. The lower 3 bits of the slave address byte are the address selection bits, and PCA9548 can be configured with a total of 8 different slave addresses through the A2, A1, and A0 bits. The values of bits A2, A1, and A0 are determined by the connection relationship of the A2, A1, and A0 address pins of the chip. If the corresponding address pin is connected to the power supply voltage, the value of the corresponding address bit is 1; If the corresponding address pin is connected to the ground voltage, the value of the corresponding address bit is 0.

After the addressed PCA9548 successfully responds to the slave address byte, the upstream host proceeds to send the Control register configuration byte.




Figure 4 Diagram of Control Register Read Operation

Figure 4 shows a schematic of the upstream host reading the PCA9548 Control registers. Table 1 gives a bit description of the PCA9548 Control registers. All bits of this register are readable and writeable, and are used to control the data transmission between the upstream slave and one or more downstream channel slaves. When a bit in B7~B0 is written as 1, the switch between the SDX and SCX buses of the slave of the corresponding downstream channel, and the SDA and SCL buses of the upstream master, will be turned on at the Stop Condition at the end of the write operation to the control register. The initial power-up value of the PCA9548 Control register is 00h, that is, the initial power-up state of all downstream channels is off. The PCA9548 allows multiple downstream channels to be open at the same time, taking care that the capacitive load on the bus does not exceed the maximum required in Section 6.5.

Table 1 The definition of Control register

B7	B6	B5	B4	B3	B2	B1	B0	Description
X	X	X	X	X	X	X	0	Channel 0 disabled
							1	Channel 0 enabled
X	X	X	X	X	X	0	X	Channel 1 disabled
						1		Channel 1 enabled
X	X	X	X	X	0	X	X	Channel 2 disabled
					1			Channel 2 enabled
X	X	X	X	0	X	X	X	Channel 3 disabled
				1				Channel 3 enabled
X	X	X	0	X	X	X	X	Channel 4 disabled
			1					Channel 4 enabled
X	X	0	X	X	X	X	X	Channel 5 disabled
		1						Channel 5 enabled
X	0	X	X	X	X	X	X	Channel 6 disabled
	1							Channel 6 enabled
0	X	X	X	X	X	X	X	Channel 7 disabled
1								Channel 7 enabled
0	0	0	0	0	0	0	0	No channel selected

11.2 Device Functional Modes

11.2.1 Power-On Reset

When the supply voltage of the VCC pin of the PCA9548 is powered up, both the control registers and the I²C state machine inside the chip remain in the initial state, at which point all downstream channels are turned off and all bits in the control registers are reset to 0. This initial state will be maintained until VCC>VPORR, after which the PCA9548 will perform the corresponding functions based on actual usage. When the supply voltage of the VCC pin drops to VCC<VPORF, the PCA9548 is reset back to its initial state.

11.2.2 RESETN

The active-low reset pin $\overline{\text{RESET}}$ of PCA9548 can be used to globally reset the chip when meeting a bus-fault condition. To ensure smooth chip reset, the low pulse time applied to the $\overline{\text{RESET}}$ pin must be more than 20ns. When the reset pin is not needed, please connect the pin to the power supply voltage through a pull-up resistor to prevent accidental chip reset.

11.2.3 Data Transmission Across Voltage Domains

The PCA9548 series allow the upstream host and the downstream channel slaves to transmit data across voltage domains. At this time, the power supply voltage VCC of the series limits the lowest voltage allowed for upstream and downstream transmission. This function can achieve data interaction between upstream and downstream without additional protection in the 1.8V, 3.3V, and 5.0V voltage domains. When using this function, it is necessary to ensure that the I²C bus of each upstream and downstream channel is connected to the required power supply voltage through the pull-up resistor RP, as shown in Figure 5.




Figure 5 Diagram of Data Transmission Across Voltage Domains

In Figure 5, the power supply voltage of the upstream host is V_{DPUM}, and the supply voltage of each downstream channel slave is V_{DPUX}; SDA and SCL are connected to V_{DPUM} through pull-up resistors R_{PM}; SDX and SCX are connected to V_{DPUX} through the pull-up resistor R_{PX}. The minimum transmission voltage V_{PASS}=min (V_{DPUM}, V_{DPU0}, …, V_{DPUX}) is defined.

When the Control register of PCA9548 is configured to open channel X, the data transmission on the bus is shown in Figure 6 and Figure 7 (taking SDA and SDX buses as examples), where Figure 6 is the diagram of high-level transmission on the bus and Figure 7 is the diagram of low-level transmission on the bus. Since the circuit system is symmetrical, only the case of V_{DPUM} ＞V_{DPUX} is discussed, that is, V_{PASS} =V_{DPUX}, and V_{DPUM} is always 5.5V.




Figure 6 Diagram of High-level Bus Transmission




Figure 7 Diagram of Low-level Bus Transmission

When high-level transmission is performed, the following conditions must be met to ensure that the system in Figure 6 works normally:

1) SDA＞0.7*V_{DPUM}, that means SDA will always be recognized as high-level by the upstream host;

2) SDX＜1.1*V_{DPUX}, that means SDX will not exceed the port withstand voltage value of the downstream channel slave;

When V_{PASS}=V_{DPUX}, 2) is the main limitation factor, from which the maximum value of V_{CC} of PCA9548 under various V_{PASS} values can be obtained, as shown in Figure 8, assuming that R_P =R_{PM} =R_{PX}, V_{DPUM} =5.5V.




Figure 8 Relation Between Maximum V_{CC} and V_{PASS} during Cross-Voltage Data Transmission

When low-level transmission is performed , the value of |SDA-SDX| mainly depends on the on-resistance R_{ON} of NM2 in Figure 7, as shown in Section 6.4 for details.

12.Detailed Application

NOTE

The following contents are the precautions and usage suggestions for PCA9548 in specific applications by Beijing Galaxy-CAS Technology Co., Ltd. which does not make promises about its accuracy or completeness. Customers are responsible for determining suitability of components for their purposes based on their own usage needs and application scenarios. Customers should test and verify their design implementation to confirm system functionality and avoid losses.

The PCA9548 allows multiple downstream channels to be opened simultaneously by configuring the Control register. In this case, the I²C command sent by the upstream master will be transmitted to the downstream slave through each open channel, and special attention must be paid to the total current flowing through the SDA and SCL pins in this process, especially in the cross-voltage domain data transmission, and do not exceed the limit value specified in Section 6.1.

The PCA9548 allows the same I²C address for slaves on several downstream channels. When the upstream master sends a read command to a downstream slave of the same address, if the values in the read-to-read registers of these slaves are different, the values returned to the upstream master on the SDA bus will be conflicted, and the final value returned on the SDA bus is the result of the sum of the values in the registers of each slave (AND). In actual use, please evaluate the risk of use in this case in advance.

The PCA9548 allows the I²C address of the slave of the downstream channel to be the same as the address of the PCA9548 itself. However, this may lead to communication errors, so please evaluate the risks of use in this case in advance.


The PCA9548 is compatible with Standard-Mode, Fast-Mode, and Fast-Mode Plus in the I²C protocol, allowing the bus to operate up to 1MHz. When the chip is operating in these three different modes, the value of the pull-up resistor R_P on the SCL and SDA pins should meet the following conditions:

$$R_p(min)=\frac{V_{CC}-V_{OL}(max)}{I_{OL}} \text{、} R_p(max)=\frac{t_r}{0.8437xC_b}$$

The specific indicators in the formula are detailed in sections 6.4 and section 6.5.

In general usage scenarios, 4.7kohm is recommended for the R_P when the PCA9548 is operating in Standard-Mode and Fast-Mode (fSCL≤400kHz), and 500ohm is recommended for the R_P when the PCA9548 is operating in Fast-Mode Plus (400kHz≤ fSCL≤1000kHz). The user should determine the ideal R_P value based on the actual bus load and bus operating frequency to prevent errors in I²C communication.

13.1 TSSOP-24 Package Outline Dimensions




DIMENSIONS (mm are the original dimensions)

Symbol	A	A1	A2	A3	b	b1	c	c1	D	E	E1	e
Min	-	0.05	0.80	0.39	0.20	0.19	0.13	0.12	7.70	6.20	4.30	0.65
Max	1.20	0.15	1.05	0.49	0.29	0.25	0.18	0.14	8.0	6.60	4.50	BSC

Symbol	L	L1	θ
Min	0.45	1.00	0°
Max	0.75	BSC	8°

13.2 SSOP-24 Package Outline Dimensions




DIMENSIONS (mm are the original dimensions)

Symbol	A	A1	A2	A3	b	b1	c	c1	D	E	E1	e
Min	-	0.05	1.40	0.62	0.28	0.27	0.15	0.14	8.10	7.60	5.20	0.65
Max	1.85	0.25	1.60	0.72	0.36	0.33	0.19	0.16	8.40	8.00	5.40	BSC

Symbol	L	L1	θ
Min	0.75	1.25	0°
Max	1.05	REF	8°

13.3 VQFN-24 Package Outline Dimensions




DIMENSIONS (mm are the original dimensions)

Symbol	A	A1	A2	b	D	D2	E	E2	e	K	L	h
Min	0.45	-	0.127	0.20	3.90	2.70	3.90	2.70	0.50	0.25	0.25	0.30
Max	0.55	0.05	REF	0.30	4.10	2.90	4.10	2.90	BSC	0.35	0.35	0.40

Symbol	Ne	Nd
Min	2.50	2.50
Max	BSC	BSC

14.Ordering Information



yy: Year Code
ww: Week Code

Order Code	Marking	Package	Base QTY	Delivery Mode
UMW PCA9548APWR	PCA9548A	TSSOP-24	4000	Tape and reel
UMW PCA9548ARGER	PCA9548A	VQFN-24(4x4)	4000	Tape and reel
UMW PCA9548ADBR	PCA9548A	SSOP-24	2000	Tape and reel

15.Disclaimer

UMW reserves the right to make changes to all products, specifications. Customers should obtain the latest version of product documentation and verify the completeness and currency of the information before placing an order.

When applying our products, please do not exceed the maximum rated values, as this may affect the reliability of the entire system. Under certain conditions, any semiconductor product may experience faults or failures. Buyers are responsible for adhering to safety standards and implementing safety measures during system design, prototyping, and manufacturing when using our products to prevent potential failure risks that could lead to personal injury or property damage.

Unless explicitly stated in writing, UMW products are not intended for use in medical, life-saving, or life-sustaining applications, nor for any other applications where product failure could result in personal injury or death. If customers use or sell the product for such applications without explicit authorization, they assume all associated risks.

When reselling, applying, or exporting, please comply with export control laws and regulations of China, the United States, the United Kingdom, the European Union, and other relevant countries, regions, and international organizations.

This document and any actions by UMW do not grant any intellectual property rights, whether express or implied, by estoppel or otherwise. The product names and marks mentioned herein may be trademarks of their respective owners.