

Description

The OPA2330AIDR of CMOS operational amplifiers offer precision performance at a very competitive price. These devices are members simultaneously provide low offset voltage (50- μV maximum) and near-zero drift over time and temperature at only 35 μA (maximum) of quiescent current. The OPA330 family features rail-to-rail input and output in addition to near-flat 1/f noise, making this amplifier ideal for many applications and much easier to design into a system. These devices are optimized for low-voltage operation as low as 1.8 V (± 0.9 V) and up to 5.5 V (± 2.75 V).


Features

- Unmatched Price Performance
- Low Offset Voltage: 50 μV (Maximum)
- Zero Drift: 0.25 $\mu\text{V}/^\circ\text{C}$ (Maximum)
- Low Noise: 1.1 μV_{PP} , 0.1 Hz to 10 Hz
- Quiescent Current: 35 μA (Maximum)
- Supply Voltage: 1.8 V to 5.5 V
- Rail-to-Rail Input and Output
- Internal EMI Filtering

Applications


- Battery-Powered Instruments
- Temperature Measurements
- Transducer Applications
- Electronic Scales
- Medical Instrumentation
- Handheld Test Equipment
- Current Sense

Bidirectional, Low-Side Current Sense



Copyright © 2016, Texas Instruments Incorporated

OPA2330:SOP-8 Top View



Pin Functions: OPA2330

NAME	PIN		I/O	DESCRIPTION
	SOP	SON		
-IN A	2	2	I	Negative (inverting) input signal, channel A
+IN A	3	3	I	Positive (noninverting) input signal, channel A
-IN B	6	6	I	Negative (inverting) input signal, channel B
+IN B	5	5	I	Positive (noninverting) input signal, channel B
OUT A	1	1	O	Output channel A
OUT B	7	7	O	Output channel B
V-	4	4	—	Negative (lowest) power supply
V+	8	8	—	Positive (highest) power supply

Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Voltage	Supply, $V_S = (V+) - (V-)$		7	V
	Signal input terminals ⁽²⁾ (TBD should terminal be pin?)	(V-) -0.3	(V+) + 0.3	V
Current	Signal input terminals ⁽²⁾	-10	10	mA
	Output short-circuit ⁽³⁾	Continuous		
Temperature	Operating range, T_A	-40	150	$^{\circ}$ C
	Junction, T_J		150	$^{\circ}$ C
	Storage, T_{stg}	-65	150	$^{\circ}$ C

ESDRatings

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	± 4000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	± 1000
		Machine model (MM)	± 400

Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
(V+) - (V-)	Supply voltage	± 0.9 (1.8)	± 2.5 (5)	± 2.75 (5.5)	V
T_A	Specified temperature	-40	25	125	$^{\circ}$ C

Thermal Information: OPA2330

THERMAL METRIC ⁽¹⁾	OPA2330			UNIT
	(SOP)			
	8 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	124		$^{\circ}$ C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	73.7		$^{\circ}$ C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	64.4		$^{\circ}$ C/W
Ψ_{JT}	Junction-to-top characterization parameter	18		$^{\circ}$ C/W
Ψ_{JB}	Junction-to-board characterization parameter	63.9		$^{\circ}$ C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	—		$^{\circ}$ C/W

Electrical Characteristics

 at $T_A = 25^{\circ}\text{C}$, $R_L = 10\text{ k}\Omega$ connected to midsupply, $V_S = 1.8\text{ V}$ to 5.5 V , and $V_{CM} = V_{OUT} = \text{midsupply}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OS}	Input offset voltage	$V_S = 5\text{ V}$		8	50	μV
dV_{OS}/dT	Input offset voltage versus temperature	At $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$		0.02	0.25	$\mu\text{V}/^{\circ}\text{C}$
PSRR	Input offset voltage versus power supply	At $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$		1	10	$\mu\text{V}/\text{V}$
	Long-term stability ⁽¹⁾	$V_S = 1.8\text{ V}$ to 5.5 V		See ⁽¹⁾		
	Channel separation, dc			0.1		$\mu\text{V}/\text{V}$
I_B	Input bias current	At 25°C		± 200	± 500	μA
		At $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$		± 300		μA
I_{OS}	Input offset current	At 25°C		± 400	± 1000	μA
						μA
e_n	Input voltage noise density	$f = 1\text{ kHz}$		55		$\text{nV}/\sqrt{\text{Hz}}$
	Input voltage noise	$f = 0.01\text{ Hz}$ to 1 Hz		0.3		μV_{PP}
		$f = 0.1\text{ Hz}$ to 10 Hz		1.1		μV_{PP}
i_n	Input current noise	$f = 10\text{ Hz}$		100		$\text{fA}/\sqrt{\text{Hz}}$
V_{CM}	Common-mode voltage range		$(V-) - 0.1$		$(V+) + 0.1$	V
CMRR	Common-mode rejection ratio	At $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $(V-) - 0.1\text{ V} < V_{CM} < (V+) + 0.1\text{ V}$	100	115		dB
		At $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $(V-) - 0.1\text{ V} < V_{CM} < (V+) + 0.1\text{ V}$, $V_S = 5.5\text{ V}$				dB
						dB
	Differential			2		pF
	Common-mode			4		pF
A_{OL}	Open-loop voltage gain	At $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $(V-) + 100\text{ mV} < V_O < (V+) - 100\text{ mV}$, $R_L = 10\text{ k}\Omega$	100	115		dB
GBW	Gain-bandwidth product	$C_L = 100\text{ pF}$		350		kHz
SR	Slew rate	$G = +1$		0.16		$\text{V}/\mu\text{s}$
	Voltage output swing from rail	At $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$		30	100	mV
I_{SC}	Short-circuit current			± 5		mA
C_L	Capacitive load drive		See Typical Characteristics			
	Open-loop output impedance	$f = 350\text{ kHz}$, $I_O = 0\text{ mA}$		2		$\text{k}\Omega$
V_S	Specified voltage range		1.8		5.5	V
I_Q	Quiescent current per amplifier	At $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $I_O = 0\text{ mA}$		21	35	μA
	Turnon time	$V_S = 5\text{ V}$		100		μs

 (1) 300-hour life test at 150°C demonstrated randomly distributed variation of approximately $1\text{ }\mu\text{V}$.




Figure 1. Offset Voltage Production Distribution




Figure 2. Open-Loop Gain vs Frequency




Figure 3. Common-Mode Rejection Ratio vs Frequency




Figure 4. Power-Supply Rejection Ratio vs Frequency




Figure 5. Output Voltage Swing vs Output Current




Figure 6. Input Bias Current vs Common-Mode Voltage




Figure 7. Input Bias Current vs Temperature




Figure 8. Quiescent Current vs Temperature




Figure 9. Large-Signal Step Response




Figure 10. Small-Signal Step Response




Figure 11. Positive Overtolerance Recovery




Figure 12. Negative Overtolerance Recovery




Figure 13. Settling Time vs Closed-Loop Gain




Figure 14. Small-Signal Overshoot vs Load Capacitance




Figure 15. 0.1-Hz to 10-Hz Noise




Figure 16. Current and Voltage Noise Spectral Density vs Frequency





Figure 17. Input Bias Current vs Input Differential Voltage


Package Dimension

SOP-8



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
c	0.170	0.250	0.006	0.010
D	4.700	5.100	0.185	0.200
E	3.800	4.000	0.150	0.157
E1	5.800	6.200	0.228	0.244
e	1.270(BSC)		0.050(BSC)	
L	0.400	1.270	0.016	0.050
theta	0 $^{\circ}$	8 $^{\circ}$	0 $^{\circ}$	8 $^{\circ}$

Marking



Ordering information

Order code	Package	Baseqty	Deliverymode
UMW OPA2330AIDR	SOP-8	2500	Tape and reel